Senior Design Verification Engineer

Take on the role of Senior Design Verification Engineer, ensuring the quality and reliability of designs through rigorous SOC and IP verification. Develop and execute verification plans, utilise advanced Verilog and System Verilog, and collaborate with design teams. Ideal for candidates with strong SOC and IP verification experience and expertise in UVM.